搜索结果: 1-15 共查到“工学 Clock”相关记录37条 . 查询时间(0.131 秒)
ISOLDE takes a solid tick forward towards a nuclear clock（图）
原子钟 钍-229 ISOLDE
font style='font-size:12px;'>
2023/5/25
Atomic clocks are the world’s most precise timekeepers. Based on periodic transitions between two electronic states of an atom, they can track the passage of time with a precision as high as one part ...
Academy of Mathematics and Systems Science, CAS Colloquia & Seminars：Bio-inspired clock synchronization
仿生时钟 同步 工程文献
font style='font-size:12px;'>
2023/4/21
Clock synchronization is a widely discussed topic in the engineering literature. Ensuring that individual clocks are closely aligned is important in network systems, since the correct timing of variou...
A Clock and Ephemeris Algorithm for Dual Frequency SBAS
Clock Ephemeris Algorithm Dual Frequency SBAS
font style='font-size:12px;'>
2015/6/24
In the next years, the new GPS and Galileo signals (L1,L5) will allow civil users to remove the ionospheric delay in the pseudoranges. This will have a large impact on the Satellite Based Augmentation...
Statistical Characterization of GLONASS Broadcast Clock Errors and Signal-In-Space Errors
Statistical Characterization GLONASS Broadcast Clock Errors Signal-In-Space Errors
font style='font-size:12px;'>
2015/6/24
With more than 70 navigation satellites orbiting the Earth,global navigation satellite systems (GNSS) users are fas-cinated to use multiple constellations to enhance position-ing availability, accurac...
Testable Clock Distributions for 3D Integrated Circuits
3D Integration Prebond Testability Delay Lock Loops TSV Multiplexing
font style='font-size:12px;'>
2014/12/8
The 3D integration of dies promises to address the problem of increased die size caused by the slowing of scaling. By partitioning a design among two or more dies and stacking them vertically, the ave...
Effect of Clock and Power Gating on Power Distribution Network Noise in 2D and 3D Integrated Circuits
Supply Noise Power Gating Clock Gating Wavelet Analysis Linear Programming Genetic Algorithm
font style='font-size:12px;'>
2014/12/8
In this work, power supply noise contribution, at a particular node on the power grid, from clock/power gated blocks is maximized at particular time and the synthetic gating patterns of the blocks tha...
Evaluation of a covariance-based clock and ephemeris error bounding algorithm for SBAS
Evaluation covariance-based clock ephemeris error bounding algorithm SBAS
font style='font-size:12px;'>
2015/6/24
The largest source of error uncertainty in current Space-based Augmentation Systems, which are single frequency (L1), is the ionospheric delay. In the coming years, the deployment of new signals in L5...
Clock Generation and Distribution for Enhancing Immunity to Power Supply Noise
Clock microprocessor core microprocessor clock frequency the power supply
font style='font-size:12px;'>
2014/11/7
Clock generation and distribution are getting difficult due to increased die size and increased number of cores in a microprocessor. Clock frequencies of microprocessors have been increased and expect...
Optical Central Clock Distribution for MIMO-Enabled,Millimeter Wave Wireless Interconnects
Optics in Computing Optical Interconnects
font style='font-size:12px;'>
2015/5/22
We propose a novel optical clock distribution scheme for MIMO-enhanced wireless interconnects. Low-power, error-free, multi-gigabit wireless transmission has been demonstrated by employing centrally d...
World-First Experimental Demonstration of Synchronous Clock Recovery in an 11.25Gb/s Real-Time End-to-End Optical OFDM System Using Directly Modulated DFBs
Synchronous Clock Recovery Real-Time End-to-End Optical OFDM System Directly Modulated DFBs
font style='font-size:12px;'>
2015/5/20
A simple, highly-effective, DSP-free, optical OFDM(OOFDM) synchronous clock recovery technique preserving system performance and enhancing stability is proposed and experimentally demonstrated, for th...
A Novel Dispersion and PMD Tolerant Clock Phase Detector for Coherent Transmission Systems
Novel Dispersion PMD Tolerant Clock Phase Detector Coherent Transmission Systems
font style='font-size:12px;'>
2015/5/20
A novel clock phase detector is presented and shown to be tolerant to chromatic dispersion and PMD. The phase detector can be used in a clock recovery circuit for demodulation of 100 Gb/s coherent tra...
Tunable and variable clock generation up to 1.2 THz by filtering an actively mode-locked 42.5 GHz Quantum Dash Fabry-Perot laser with a reconfigurable filter
Optical communications Quantum dot devices
font style='font-size:12px;'>
2015/6/10
We report on the generation of an optical clock up to 1.2 THz using a Quantum Dash mode-locked laser and a spectral filter, selecting two or three lines, which are separated by the desired spacing.
650 Gbit/s OTDM Transmission over 80 km SSMF Incorporating Clock Recovery, Channel Identification and Demultiplexing in a Polarisation Insensitive Receiver
Fiber optics communications Optical communications
font style='font-size:12px;'>
2015/6/10
Error free low penalty 650 Gbit/s OTDM transmission is demonstrated using a polarisation independent receiver based on FWM for demultiplexing. Spectral shaping in the transmitter and filtering in the ...
Demonstration of Energy Conserving TDM-PON with Sleep Mode ONU using Fast Clock Recovery Circuit
Fiber optics components Networks
font style='font-size:12px;'>
2015/6/9
A n energy conserving TDM-PON architecture using sleep mode ONU is presented. Sleep mode ONU with fast wake-up capability is demonstrated. The architecture employs novel just-in-time sleep control sch...
Bit-Rate Tunable Clock Recovery of NRZ-DPSK Signal Based on Delay-Asymmetric Nonlinear Loop Mirror and Stimulated Brillouin Scattering Loop
Nonlinear optical signal processing Scattering stimulated Brillouin Nonlinear optics four-wave mixing
font style='font-size:12px;'>
2015/6/8
We demonstrate bit-rate tunable clock recovery of NRZ-DPSK signal. The signal is converted to RZ-OOK by demodulation and by phase erasure. Recovered clock signals from 4 to 13 GHz are obtained through...