搜索结果: 1-14 共查到“半导体技术 Design”相关记录14条 . 查询时间(0.156 秒)
Novel ‘tunneling’ design for energy-efficient chips(图)
节能芯片 “隧道”设计 场效应晶体管技术
font style='font-size:12px;'>
2023/7/7
Low-power ASIC design with integrated multiple sensor system
LOW-POWER ASIC DESIGN MULTIPLE SENSOR SYSTEM
font style='font-size:12px;'>
2015/1/20
A novel method of power management and sequential monitoring of several sensors is proposed in this work. Application specific integrated circuits (ASICs) consisting of analog and digital sub-systems ...
VHDL “Digital Lock” design implemtntation on Altera DE2 board and Area and Time optimization of ASIC “FIFO” design using Synopsys design compiler
VHDL design of LCD display integrated circuit the design optimization tool
font style='font-size:12px;'>
2014/12/31
Part 1: In this the main objective of the project was to produce a VHDL design which can be programmed on Altera DE2 board. This project gives an overview of how different components of DE2 board can ...
Transmission-Line Metamaterial Design of an Embedded Line Source in a Ground Recess
Antenna radiation patterns metamaterials periodic structures transmission lines
font style='font-size:12px;'>
2014/12/8
A transmission-line metamaterial design of a material-embedded electric line source radiating inside a ground recess is investigated. The media embedding the recessed line source are designed such tha...
Design and Evaluation of an L-Band Current-Mode Class-D Power Amplifier Integrated Circuit
power amplifier mixer integrated circuit model efficiency
font style='font-size:12px;'>
2014/12/8
Power amplifiers (PAs) convert energy from DC to high frequencies in all radio and microwave transmitter systems be they wireless base stations, handsets, radars, heaters, and so on. PAs are the domin...
VLSI-cell placement technique for Architecture of Field Programmable Gate Array (FPGA) design
Field Programmable Gate Array (FPGA) Space Vector Pulse Width Modulation (SVPWM) Configurable Logic Blocks (CLBs)
font style='font-size:12px;'>
2010/1/11
The Field Programmable Gate Array (FPGA) is an on field programmable device which can be designed for different applications. Various types of software are available for its synthesis. The cell placem...
Electronically Tunable Dual-Input Integrator Employing a Single CDBA and a Multiplier: Voltage Controlled Quadrature Oscillator Design
Dual-Input Integrator a Single CDBA a Multiplier Quadrature Oscillator Design
font style='font-size:12px;'>
2010/12/3
A new dual-input differential input active integrator using a current differencing buffered amplifier (CDBA) is proposed. A multiplier element is appropriately used in the circuit whose control voltag...
Fault Tolerant Nanoscale Microprocessor Design on Semiconductor Nanowire Grids
Fault tolerance Nanoelectronics Nanofabrics Nanoscale processors Semiconductor nanowires Nanowire grids
font style='font-size:12px;'>
2014/11/7
As CMOS manufacturing technology approaches fundamental limits, researchers are looking for revolutionary technologies beyond the end of the CMOS roadmap. Recent progress on devices, nano-manufacturin...
A high Speed 8 Transistor Full Adder Design using Novel 3 Transistor XOR Gates
XOR gate full adder improvement in speed area minimization
font style='font-size:12px;'>
2010/2/2
The paper proposes the novel design of a 3T XOR
gate combining complementary CMOS with pass transistor logic.
The design has been compared with earlier proposed 4T and 6T XOR
gates and a significan...
Design of Low Noise SIPC LC-QVCO for IEEE 802.11a Application in 0.18μm CMOS Technology
LC-QVCO phase noise RF CMOS SIPC-QVCO
font style='font-size:12px;'>
2010/2/2
This paper presents the design of a source injection
parallel coupled (SIPC) quadrature voltage controlled oscillator
(QVCO), realized in both −gm pMOS cross coupled switching stage
and m ...
Low Power Design of Digital Combinatorial Circuits with Complementary CMOS Logic
Boolean function combinational logic synthesis low power design
font style='font-size:12px;'>
2010/2/2
The increasing demand for low-power design can be
addressed at different design levels, such as software, architectural,
algorithmic, circuit, and process technology level [3]. This paper
presents ...
Design of High-Speed CMOS Ics for 10 Gbit/s Optical Communication System
Design CMOS Ics Optical Communication System
font style='font-size:12px;'>
2010/7/15
In this paper, the intrinsic disadvantages of the nowadays low-cost deep-submicron digital CMOS technologies in respect of the design of high-speed optical communication (OC)
systems front-end integr...
CMOS ICs Design for Gb/s Optic-Fiber Transmission Systems
CMOS ICs Gb/s Optic-Fiber Transmission Systems
font style='font-size:12px;'>
2010/7/15
As tele- and data-communications develop rapidly, optic-fiber networks are widely implemented and the data speeds of the systems are higher and higher. Accordingly, ultra-high speed ICs for different ...
Computer Aided Design of Adjustable Thin Film Resistors
Thin Film Resistors A computer program output cards
font style='font-size:12px;'>
2011/1/21
A computer program has been developed, which calculates any adjustable thin film resistor from simple input data (electrical, geometrical, positional, orientational), punched on “input cards”. The “ou...