搜索结果: 1-15 共查到“军队指挥学 Hardware”相关记录171条 . 查询时间(0.25 秒)
Hardware-Software Co-Design Based Obfuscation of Hardware Accelerators
hardware security logic obfuscation hardware accelerator
font style='font-size:12px;'>
2019/9/19
Existing logic obfuscation approaches aim to protect hardware design IPs from SAT attack by increasing query count and output corruptibility of a locked netlist. In this paper, we demonstrate the inef...
SPAE a mode of operation for AES on low-cost hardware
secret-key cryptography AES block ciphers
font style='font-size:12px;'>
2019/9/16
We propose SPAE, a single pass, patent free, authenticated encryption with associated data (AEAD) for AES. The algorithm has been developped to address the needs of a growing trend in IoT systems: sto...
Graph Similarity and Its Applications to Hardware Security
Graph Similarity Hardware Reverse Engineering Hardware Trojan
font style='font-size:12px;'>
2019/8/30
Hardware reverse engineering is a powerful and universal tool for both security engineers and adversaries. From a defensive perspective, it allows for detection of intellectual property infringements ...
CPA on Hardware Implementation of COLM Authenticated Cipher and Protect it with DOM Masking Scheme
Authenticated Cipher COLM CPA
font style='font-size:12px;'>
2019/8/22
Authenticated encryption schemes provide both confidentiality and integrity services, simultaneously. Correlation power analysis (CPA) can be a thread for authenticated ciphers, like all physical impl...
Blockchain-enabled Cryptographically-secure Hardware Obfuscation
IP Piracy Logic Locking Hardware Obfuscation
font style='font-size:12px;'>
2019/8/19
Electronic chips in consumer, industrial, and military applications are targeted by untrusted entities in the design and fabrication process, aiming at reverse-engineering and Intellectual Property (I...
Hardware Implementations of NIST Lightweight Cryptographic Candidates: A First Look
Lightweight cryptography FPGA Authenticated cipher
font style='font-size:12px;'>
2019/7/17
Security in the Internet of Things (IoT) is challenging. The need for lightweight yet robust cryptographic solutions suitable for the IoT calls for improved design and implementation of constructs suc...
SIKE'd Up: Fast and Secure Hardware Architectures for Supersingular Isogeny Key Encapsulation
SIKE post-quantum cryptography isogeny-based cryptography FPGA
font style='font-size:12px;'>
2019/6/19
In this work, we present a fast parallel architecture to perform supersingular isogeny key encapsulation (SIKE). We propose and implement a fast isogeny accelerator architecture that uses fast and par...
On-Device Power Analysis Across Hardware Security Domains
side-channel power analysis cross-domain
font style='font-size:12px;'>
2019/6/12
Side-channel power analysis is a powerful method of breaking secure cryptographic algorithms, but typically power analysis is considered to require specialized measurement equipment on or near the dev...
Non-Interactive MPC with Trusted Hardware Secure Against Residual Function Attacks
Non-Interactive MPC Communication round complexity Trusted hardware
font style='font-size:12px;'>
2019/5/9
Secure multiparty computation (MPC) has been repeatedly optimized, and protocols with two communication rounds and strong security guarantees have been achieved. While progress has been made construct...
Side-Channel assessment of Open Source Hardware Wallets
PIN ECDSA
font style='font-size:12px;'>
2019/4/23
Side-channel attacks rely on the fact that the physical behavior of a device depends on the data it manipulates. We show in this paper how to use this class of attacks to break the security of some cr...
A Novel FPGA Architecture and Protocol for the Self-attestation of Configurable Hardware
FPGA configurable hardware remote attestation
font style='font-size:12px;'>
2019/4/23
Field-Programmable Gate Arrays or FPGAs are popular platforms for hardware-based attestation. They offer protection against physical and remote attacks by verifying if an embedded processor is running...
A High-Speed Constant-Time Hardware Implementation of NTRUEncrypt SVES
NTRU lattice-based hardware
font style='font-size:12px;'>
2019/4/1
In this paper, we present a high-speed constant time hardware implementation of NTRUEncrypt Short Vector Encryption Scheme (SVES), fully compliant with the IEEE 1363.1 Standard Specification for Publi...
Lightweight Authentication for Low-End Control Units with Hardware Based Individual Keys
Lightweight Cryptography Message Authentication Robotic Network Security
font style='font-size:12px;'>
2019/3/6
With increasing autonomous features of vehicles, key issues of robotic- and automotive engineering converge toward each other. Closing existing security gaps of device communication networks will be a...
NIST Post-Quantum Cryptography- A Hardware Evaluation Study
Post-Quantum Cryptography Hardware Implementation
font style='font-size:12px;'>
2019/1/26
Experts forecast that quantum computers can break classical cryptographic algorithms. Scientists are developing post quantum cryptographic (PQC) algorithms, that are invulnerable to quantum computer a...
A Formal Treatment of Hardware Wallets
digital signatures blockchains
font style='font-size:12px;'>
2019/1/18
Bitcoin, being the most successful cryptocurrency, has been repeatedly attacked with many users losing their funds. The industry's response to securing the user's assets is to offer tamper-resistant h...