搜索结果: 1-1 共查到“电子元件与器件技术 architecture”相关记录1条 . 查询时间(0.109 秒)
Hybrid Prefix Adder Architecture for Minimizing the Power Delay Product
Parallel Prefix Adder (PPA) Dot operator Semi-Dot operator
font style='font-size:12px;'>
2010/2/2
Parallel Prefix addition is a technique for improving
the speed of binary addition. Due to continuing integrating intensity
and the growing needs of portable devices, low-power and highperformance
...