搜索结果: 1-6 共查到“通信技术 APPLICATIONS”相关记录6条 . 查询时间(0.125 秒)
清华大学殷柳国教授来中北大学信息与通信工程学院作“Generalized Sparse Codes for Non-Gaussian Channels: Code Design,Algorithms, and Applications”专题报告（图）
清华大学 殷柳国 中北大学信息与通信工程学院 广义随机编码 抗干扰 通信编码
font style='font-size:12px;'>
2022/11/24
2022年6月17日下午，国家级人才称号获得者，清华大学殷柳国教授来中北大学信息与通信工程学院作“Generalized Sparse Codes for Non-Gaussian Channels: Code Design,Algorithms, and Applications”专题报告。本次专题报告是南邮80周年校庆之际通信与信息工程学院举办的第10次“通院学术大讲堂”校庆系列报告会。本次报...
State of the Art in Built Heritage Internet Applications:Which Trends are Leading this Field?
Vision Sciences Architecture Cultural Heritage Internet Multimedia
font style='font-size:12px;'>
2015/11/13
I propose with this paper a theoretical model for analyzing the State of the Art of Built Heritage Internet applications in order to define the actual and the future - or radical - theoretical trends ...
18th IEEE International Symposium on Power Line Communications and its Applications
18th IEEE International Symposium on Power Line Communications its Applications
font style='font-size:12px;'>
2014/3/26
The 18th IEEE International Symposium on Power Line Communications and its Applications (ISPLC) will provide a unique forum to exchange innovative research ideas, recent results, and share experiences...
Metro Add/Drop Network Applications of Cascaded Dispersion-Compensated Interleaver Pairs Using a Re-circulating loop
font style='font-size:12px;'>
2011/11/23
A 50-GHz channel spaced dispersion-compensated interleaver pair for a metro add-drop network application was demonstrated using a recirculating loop. After five cascaded nodes (ten interleavers), a 2....
Iterative Channel-Tracking Techniques for 5.9 GHz DSRC Applications
Iterative Channel-Tracking Techniques 5.9 GHz DSRC
font style='font-size:12px;'>
2009/9/4
This letter proposes a novel channel-tracking scheme to improve the performance of the dedicated short-range communication (DSRC) systems affected by rapid fluctuations in channel envelopes. The propo...
High Order Cascade Multibit ΣΔ Modulator for Wide Bandwidth Applications
behavioural study DAC nonlinearity DEM VHDL-AMS modelling
font style='font-size:12px;'>
2010/2/2
A wideband 2-1-1 cascaded ΣΔ modulator with a
single-bit quantizer in the two first stages and a 4-bit quantizer in the
final stage is developed. To reduce sensitivity of digital-to-analog
converte...